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Abstract- Voltage balancing between sub-module (SM) 
capacitors is essential for reliable operation of the modular 
multilevel converter (MMC). To facilitate design and 
understanding of the balancing controllers, this study presents 
an energy transfer analysis for MMC, which explains how the 
energy can be independently transmitted from/to one phase , 
between the upper and lower arms, and among the SMs, of an 
MMC. Using this analysis, the variables which can be utilized to 
achieve capacitor voltage balancing are identified. Validity of 
this study has been verified by experimental results based on a 
three-phase MMC prototype. 
I. INTRODUCTION 
The modular multilevel converter (MMC) has been 
regarded as the most promising power converter topology 
particularly in the field of high-voltage and medium-voltage 
applications [1]±[2]. The circu it configuration of a three-
phase MMC is shown in Fig. 1. Each phase of it consists of 
two arms, the upper and the lower, which are connected 
through buffer inductors. Each  arm is formed by a series 
connection of N nominally identical half-bridge submodules 
(SMs). Thanks to its modular structure, MMC can be easily 
expanded to high voltages with nearly ideal sinusoidal shaped 
output waveforms and a very high efficiency. However, 
MMC benefits but also suffers from the series connection of 
half-bridge SMs. One specific issue associated with MMC is 
that the voltage unbalance may occur among the capacitors of 
different SMs. Capacitor voltage balancing  strategies must be 
employed to mit igate the voltage unbalance [2]±[6]. However,  
so far, although there are many kinds of voltage balancing 
strategies, the basic principle to realize this voltage balancing 
is not clear. Most of these methods have not clearly shown 
what variables can be controlled and why it  works. Therefore, 
this paper aims give a mathematical analysis of the energy 
transfers within MMC, which reveals how the voltage 
balancing can be achieved by appropriately redistribute the 
energy. This study helps understanding and design of the 
voltage balancing controllers. Finally, validity o f this analysis 
has been verified  experimentally on a three-phase MMC 
prototype. 
II. ENERGY TRANSFER ANALYSIS OF MMC 
Regarding a balanced three-phase MMC system, the stored 
energy should be uniformly distributed among the three 
phases, between the upper and the lower arms  of each phase, 
and among all the SMs within  each arm. Thus ideally, the dc-
bus voltage Udc should be equally shared among the SM 
capacitors in the same arm, that is  
   
,0 ,0cap _uj cap _ wj dcU i U i U N                  (1) 
where Ucap_uj,0(i) and Ucap_wj,0(i) are the dc value of the 
capacitor voltages of the i-th SM in the upper and the lower 
arm of phase j, respectively. 
However, in practice, MMC cannot be naturally balanced 
due to component parametric differences or inconsistent 
control signal delays. Thus  the capacitor voltage unbalance 
will inevitably occur. The way to restrain the uneven energy 
distribution is by redistributing the energy. Therefore, in this 
section, a top-down analysis is presented to investigate how 
the energy can be transferred inside an MMC from the 
perspective of three layers: phase, arm, and SM. In addition, 
the constraints are also deduced to reveal that how the energy 
transfer of the lower layer will not influence the energy stored 
in the upper layers. 
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Fig. 2: Energy transfer analysis in an MMC, (a) phase energy transfer 
analysis, (b) Arm energy transfer analysis, (c) SM energy transfer analysis. 
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 Fig. 1  Circuit configuration of the modular multilevel converter (MMC) 
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A. Phase Energy Transfer 
As shown in Fig. 2(a), the absorbed instantaneous power of 
one phase of MMC is given by 
ǻ j dc cj oj ojp U i u i                               (2) 
The ac-side voltage uoj and current ioj can be expressed as  1cosoj ojÖu u tZ                             (3a) 
 1cosoj ojÖi i tZ M                           (3b) 
where ojÖu  and ojÖi  are the amplitudes, Ȧ1 is the angular 
frequency of the output voltage, and ĳ is the power factor 
angle. In steady-state conditions, the average absorbed power 
of this phase can be obtained as   
dc ,0
1ǻ cos( )
2j cj oj oj
ÖÖP U I u i M                    (4) 
where Icj,0 is the dc component of the circulating current icj. 
Defining the total power loss of phase j as P loss_j, then the 
following equation must be satisfied in order to maintain the 
energy balance of this phase loss_ǻ j jP P . 
According to (4), there are five ways to vary the absorbed 
power of phase j, includ ing the regulation of Udc, ojÖu , ojÖi , ĳ, 
and Icj,0. However, as the first four quantities are fixed (when 
MMC operates as an inverter, Udc is always immutable while  
ojÖu , ojÖi , and ĳ are maintained stable by the overall contro l 
command of act ive/reactive power;  on the other hand, when 
MMC acts as a rect ifier, ojÖu  is the grid  voltage while  Udc, ojÖi , 
and ĳ are kept stable by the overall control), the only 
controllable quantity is the dc component of the circulat ing 
current Icj,0. And Icj,0 can be controlled  by adjusting the dc 
component of the common mode arm voltage, i.e., Ucomj,0. 
B. Energy Transfer Between Arms 
After accomplishing the phase balance, the next step is to 
ensure that energy of the upper and the lower arms are 
balanced, respectively, that is         
     loss_ǻ uj ujP P                              (5a)  
  loss_ǻ wj wjP P                             (5b) 
where ¨Puj and ¨Pwj are respectively, the average absorbed 
power of the upper arm and the lower arm, whose summat ion 
is ¨P j. P loss_uj and P loss_wj are the power losses of the upper 
and lower arms, respectively, and whose summation is P loss_j. 
Hence, to not disturb the phase energy balance, it is 
concluded that the arm balance can only be achieved by 
forming an energy exchange between the upper and lower 
arms, which gives the constraint of ¨Puj+¨Pwjį¨P j. 
As shown in Fig. 2(b), the absorbed instantaneous power 
of each arm can be given by 
ǻ uj uj ujp u i                                  (6a) 
ǻ wj wj wjp u i .                               (6b) 
By defining common mode voltage ucomj= 0.5(uuj+ uwj) and 
differential mode voltage udifj= 0.5(uuj- uwj), we have 
  1ǻ 2uj comj difj cj ojp u u i i§ ·  ¨ ¸© ¹                 (7a) 
 
  1ǻ 2wj comj difj cj ojp u u i i§ ·  ¨ ¸© ¹ .                (7b) 
Then, the instantaneous power transferred from the upper arm 
to the lower arm can be derived as 
 arm 1 1ǻ ǻ ǻ2 2j wj uj difj cj comj ojp p p u i u i    .         (8) 
However, when MMC operates under normal conditions, 
the average value of (8) is always zero ¨Parmj=0) since ucomj 
and icj are both dc quantities (i.e., ucomj =Ucomj,0, icj =Icj,0) 
whereas ioj and udifj are both ac quantities. Note that udifj can 
be expressed as  
                       1cosdifj difjÖu u tZ G                         (9) 
where difjÖu is amplitude, į is the phase angle between uoj and 
udifj. According to (8), if a nonzero power transfer ¨Parmj is 
required, components at other frequencies must be introduced 
and there are three possible approaches:  
1) introducing a dc offset onto the differential mode arm 
voltage udifj or the output current ioj ; 
2) injecting a zero-sequence component into udifj as well as 
the circulating current icj [6]; 
3) adding a fundamental ac component in the common 
mode voltage ucomj, generating an ac component in icj. 
Note that the first approach is in feasible since no dc offset 
is allowed to appear at the output of inverters. The latter two 
approaches are both available; however, the third approach is 
preferred  as it  can generate a less amplitude of the circulat ing 
current than the second approach (since amplitude of the 
injected zero-sequence voltage in the second approach is 
small, to transfer the same amount of power, current 
amplitude has to be higher).  
Therefore, by adding a fundamental frequency component 
(ucomj,1 and icj,1) to ucomj and icj, the transferred power between 
the arms can be rewritten as     
    
arm 1 ,0 ,1 1
,0 ,1 1 1
ǻ cos cos
            cos 90 cos
2
j difj cj cj
oj
comj comj
ÖÖp u t I i t
ÖiÖU u t t
Z G Z I
Z I Z M
  u  
    q u   
(10)  
where 
,1cjÖi and ׋ are the amplitude and phase angle of icj,1, 
,1comjÖu is the amplitude of ucomj,1 and is given by 
,1 1 ,1comj cjÖÖu LiZ                                (11) 
Then, the average value of (10) can be obtained as 
1 1
2 4arm ,1 1 ,1ǻ cos( ) cos( 90 )j difj cj oj cjÖ Ö ÖÖP u i Li iG I Z I M     q  (12) 
Since MMC is always used in high voltage applicat ions, the 
following relationship exists:
  
1
1
2 oj difj
Ö ÖLi uZ  .                            (13) 
Hence, Eq. (12) can be approximated as      
  arm ,1
1ǻ cos( )
2j difj cj
ÖÖP u i G I  .                  (14) 
If ¨Parmj>0, it means that the lower arm is charging while 
the upper arm is discharging, and vice versa. It is also seen 
that the minimum peak value o f the circulat ing current can be 
found when the phase angle of icj,1 is selected as ׋=į, which  
means icj,1 should be in phase with udifj. Furthermore, as only 
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an ac component circulat ing current (icj,1) is employed in the 
process of arm energy transfer, according to (4), it will not 
conflict with the behavior of the previously mentioned phase 
energy transfer. 
C. Energy Transfer Among SMs 
As discussed, the stored energy in each phase and each arm 
can be controlled independently. Further, this section will 
take into account the energy transfer of every particular SM. 
According to Fig. 2(c), for an upper-arm SM, the absorbed 
instantaneous power can be obtained as follows: 
1ǻ ( ) ( ) ǻ ( )
2
uj
uj uj uj uj cj oj
u
p i u i i u i i i
N
§ ·§ ·   ¨ ¸¨ ¸© ¹© ¹
     (15) 
where ¨uuj(i) is the output voltage adjustment of the i-th SM 
in the upper arm. Since the arm current iuj is immutable (it is 
determined by the higher level controllers), the only 
controllable parameter is ¨uuj(i). Note that whether a dc 
component or a fundamental frequency component of ¨uuj(i) 
is able to form an active power transfer into the SM. 
Meanwhile, to not influence the processes of the arm energy 
transfer and the phase energy transfer, the sum of ¨puj(i) in  
the upper arm must be kept constant. This gives the following 
constraint for ¨uuj(i):
    
0
ǻ ( ) 0
N
uj
i
u i
 
 ¦ .                            (16) 
III. VOLTAGE BALANCING CONTROL SCHEME 
Based on previous energy transfer analysis of MMC, in  
this section, the voltage balancing control is implemented, 
consisting of an overall control, a  phase balancing control, an  
arm balancing control, and a SM balancing control, as shown 
in Fig. 3. These control layers are organized in a top-down 
structure, in  which the balancing control of MMC is refined 
gradually from the overall system to each phase, then to each 
arm, and finally  to each SM. In contrast to the balancing 
control method in [5], several improvements are proposed to 
enhance the control stability and tracking accuracy. Most 
importantly, these control layers are totally  decoupled from 
each other, in other words, the lower layer controller will not 
conflict with the performances of the upper layer controllers. 
A.  Level 1̢Overall Control 
The primary control level is the overall control, which takes  
control of MMC as a conventional three-phase voltage source 
converter (VSC). Fig. 4 presents the control block d iagram of 
the overall controller. It comprises the dc-bus voltage (or the 
active power) regulat ion and the reactive power regulation. 
Moreover, the classical PI regulators as well as the d̢q  
decoupling current control scheme are adopted. The outputs 
of the overall control loop are the reference signals for the 
differential mode arm voltage of MMC, i.e., uref_difj. 
 
Fig. 4. Block diagram of the overall controller. 
B.  Level 2̢Phase Balancing Control 
The secondary control level (phase balancing control) 
ensures that the energy stored in one phase of MMC is 
maintained balanced by adjusting the dc component of the 
circulat ing current. As depicted in Fig. 5(a), the dc-bus 
voltage Udc, is used as the command and compared with one 
half of the sum of the SM capacitor voltages in phase j, that is 
    
1
1
2
N
sum_ cap _ j cap _ uj cap _ wj
i
u u i u i
 
 ¦ .            (17) 
Then, a PI controller is adopted to mit igate this voltage 
difference and generate the reference of the dc circulat ing 
current 
,0
*
cjI , where Kp1 and Ki1 are the control parameters, 
and Usum_cap_j,0 denotes the dc value of usum_cap_j. Note that 
since the PI controller is sensitive to the harmonics in the 
capacitor voltages, a moving average filter (MAF) is added to 
obtain the dc value of usum_cap_j. 
C.  Level 3̢Arm Balancing Control 
The control block diagram of the arm balanc ing control is 
shown in Fig. 5(b), in which the summation of the lower-arm 
capacitor voltages and that of the upper-arm capacitor 
voltages are kept equal by regulating the fundamental 
frequency component of the circulat ing current, as discussed 
in prev ious section. Kp2 and Ki2 are the PI control parameters,  
Usum_cap_wj,0 and Usum_cap_uj,0 respectively represent the dc value 
of the summation of the lower-arm and upper-arm SM 
capacitor voltages: 
 
1
N
sum_ cap _ wj cap _ wj
i
u u i
 
 ¦                      (18a) 
 
1
N
sum_ cap _ uj cap _ uj
i
u u i
 
 ¦                       (18b) 
Similarly, Usum_cap_wj,0 and Usum_cap_uj,0 are obtained by 
adding a MAF in the path. 
 
Fig. 3  Proposed hierarchical voltage balancing control scheme. 
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(a) 
 
(b) 
 
(c) 
Fig. 5. Block diagram of the phase balancing controller and the arm 
balancing controller: (a) Phase balancing controller. (b) Arm balancing 
controller. (c) Inner circulating current controller. 
 
Furthermore, an inner current control loop is built, as shown 
in Fig. 5(c), which fo rces the circulating current to fo llow the 
reference. As there are mainly three dominated frequency 
components in the circulating current: the dc component for 
phase balancing, the fundamental frequency component for 
arm balancing, and the second order component which should 
be suppressed, the conventional PI controller adopted exh ibits 
two well-known drawbacks: the inability of t racking these 
sinusoidal references without steady-state error and a poor 
disturbance reject ion capability. Therefore, in this paper, the 
proportional-integral-resonant (PIR) controller comprising 
two resonant terms has been employed due to its sufficiently  
high gain at selected frequencies, that is 
   
3 1 2
3 2 2 22
1 12
i r r
PIR p
K K s K sG s K
s s sZ Z             (19) 
where Kp3, Ki3, Kr1, and Kr2 refer to the control parameters of 
the PIR controller, and the resonant frequencies are tuned to 
the fundamental and second order frequencies, respectively.  
Thus, the references for the upper-arm voltage as well as  
the lower-arm voltage can be obtained, respectively 
_ _ _ref uj ref comj ref difju u u                        (20a) 
_ _ _ref wj ref comj ref difju u u  .                    (20b) 
D.  Level 4̢SM Balancing Control 
Finally, Fig. 6(a) shows the control block d iagram of the 
SM balancing control. Different from the conventional 
individual-balancing method shown in [5], here the 
instantaneous average voltage of the capacitors in one arm 
has been selected as the control command so as to decouple it  
from the upper layer controllers. 
Taking an upper-arm SM as an example: 
     _
_ 4
ref uj sum_ cap _ uj
ref uj p cap _ uj uj
u u
u i K u i sign i
N N
§ ·   u¨ ¸© ¹
 
(21) 
where Kp4 denotes the proportional gain, ³sign(x)´ represents 
the signum function (i.e., sign(x)=1 when x0, whereas 
sign(x)=-1 when x<0). The generated reference uref_uj(i) will 
be eventually introduced to the corresponding PWM 
modulator to generate final gating signals. 
The sum of uref_uj(i) in the upper arm can be calculated as  
     
_ _ 4
1 1
N N
ref uj ref uj p sum_ cap _ uj cap _ uj uj
i i
u i u K u u i sign i
  
§ ·   u¨ ¸© ¹¦ ¦ (22) 
Substituting (18a) into (22) yields 
 
_ _
1
N
ref uj ref uj
i
u i u
 
 ¦                             (23) 
which is equivalent to (16), meaning that the proposed SM 
balancing control will not affect the performances of the 
upper layer controllers. 
Similarly, for the lower-arm SMs, the same conclusion can 
be drawn and the control loop is shown in Fig. 6(b). 
 
(a) 
 
(b) 
Fig. 6. Block diagram of the SM balancing controller. (a) Upper-arm SM 
controller. (b) Lower-arm SM controller. 
 
IV. EXPERIMENTAL VERIFICATION 
A.  System Configuration 
In order to verify  the validity of the energy transfer 
analysis and the voltage balancing method, a three-phase 
MMC prototype with three SMs per arm has been built, as 
shown in Fig. 7. The circuit parameters and operating 
conditions are listed in Table I. The dc-bus voltage is 
obtained by using a three-phase diode rectifier, and the 
command of the overall controller is set as P=1.6kW and 
Q=0Var. 
As for the controller, a TMS320F28335 DSP is used to 
generate the three-phase sinusoidal references  while an  
EP3C25Q240C8 FPGA is adopted to generate the triangular 
carriers with appropriate phase-shift angle and send the PWM 
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signals to SMs via optical fibers. Each  SM is controlled by an  
EPM570T100 CPLD, which receives the PWM signals and 
sends back the monitored capacitor voltage.  
Furthermore, a significant power loss unbalance is created 
intentionally, where a 1kȍ  resistor is shunted to the capacitor 
of SM3 in the lower arm of phase A. Thus, in steady states, 
there would be a maximum of 22.5W shunt loss difference 
among the SMs, between the lower and upper arms, and 
among the three phases. 
Table  1  Laboratory prototype specifications 
Q uantity Value 
Number of SMs per arm N=3 
DC-bus voltage Udc=450V 
Rated active power P=2kW 
Rated reactive power Q=0Var 
Fundamental frequency fo=50Hz 
Rated SM capacitor voltage Uca p=Udc/3=150V 
SM capacitance Csm ȝ) 
Buffer inductors Lu=Lw=5mH 
Carrier frequency fc=4kHz 
Load resistance ȍ 
 
B.  Experimental Results 
Fig. 8 presents the experimental results without any 
balancing control method. It is clear that there is a severe 
disparity among the SM capacitor voltages with a maximum 
difference of 125V and the h ighest capacitor voltage (SM3 in  
the upper arm) goes up to 225V, which  is much h igher than 
the rated capacitor voltage. Meanwhile, as can be observed, 
usum_cap_A is about 9V lower than Udc, and usum_cap_uA is 10V 
higher than usum_cap_wA. It also can be seen that the arm 
currents iuA and iwA are clearly distorted because of the 
existence of the second-order (100Hz) harmonics in icA. 
Arm inductors
Upper Arms Lower Arms
#C
#B
#A
 
 
Fig. 7: MMC Prototype and the control board. 
 (a) 
 (b) 
 (c) 
Fig. 8: Experimental waveforms without balancing control. 
 (a) 
 
(b) 
 
(c) 
Fig. 9: Experimental waveforms with balancing control. 
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Fig. 9 shows the experimental results with the proposed 
hierarchical balancing control scheme. Compared to Fig. 8, 
we can see that all the SM capacitor voltages are kept 
constant with the value of 150V and in the meantime, 
usum_cap_A is regulated equal to  Udc and usum_cap_uA is also equal 
to usum_cap_wA. This means that the energy stored in MMC is 
evenly distributed among the phases, between the upper and 
the lower arms, and among all the SMs, which  confirms  the 
effectiveness of the hierarchical balancing controllers. 
Besides, the peak values and distortions of iuA and iwA are 
both reduced, because the second-order harmonics of the 
circulat ing current icA is basically eliminated by the inner PIR 
current control loop.  
Besides, further experiments are performed to test the 
stability of the proposed balancing control scheme by 
intentionally imposing some d isturbances. Fig. 10 shows the 
experimental waveforms with the response to a ramp change 
of the dc-bus voltage (with a slope of 0.45V/ms). As can be 
seen, the balancing controllers are stable during this transient 
and, in the meantime, the capacitor voltages are kept well 
balanced without any significant deviations. Note that 
although usum_cap_A may be temporarily higher than Udc after 
the transient change, which  means an overshoot, it  reaches its 
new steady-state value quickly. 
 
V. CONCLUSION 
In this paper, an energy transfer analysis has been given for 
the operation of MMC. It exp lained how the capacitor voltage 
balancing can be achieved within  the phase, between the arms, 
and among the SMs. Based on this analysis, the variables 
which can be utilized to perform voltage balancing are 
identified. The voltage balancing controllers are then 
proposed for the operation of MMC, in  which the balancing 
task is refined gradually from the higher control layers to the 
lower control layers. Moreover, these control layers are 
decoupled from each other thus  the control parameters are 
easy to design and the whole control system has strong 
stability and robustness. Finally, a three-phase MMC 
prototype was tested in the laboratory. Experimental results 
confirm the valid ity of the proposed hierarchical balancing 
control method and show very good static and dynamic 
performances.  
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Fig. 10:  Dynamic response with a ramp change of the dc-bus voltage  
